Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My IDR
Receive email
updates
Edit Profile
IDR @ IIT Bhubaneswar
Browsing by Title
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 20 of 5764
next >
Issue Date
Title
Author(s)
2024
A 0.186 pJ/bit, 6-Gb/s, Energy-Efficient, Half-Rate Hybrid Circuit Topology in 1.2V, 65 nm CMOS
Govindaswamy P.K.; Khatun M.; Pasupureddi V.S.
2024
A 0.2 pJ/bit, Energy-Efficient, Half-Rate Hybrid Circuit Topology at 6-Gb/s in 1.2V, 65 nm CMOS
Govindaswamy P.K.; Khatun M.; Pasupureddi V.S.
2023
0.4-1 GHz Subsampling Mixer-First RF Front-End With 50-dB HRR, +10-dBm IB-IIP3 in 65-nm CMOS
Rena R.V.; Kammari R.; Vijay Shankar P.
2024
A 0.4-1.8-GHz Quarter-Rate Subsampling Mixer-First Direct Down-Conversion RF Front-End
Rena R.V.; Kammari R.; Pasupureddi V.S.
2023
A 1-6 GHz, Sub-mW Self-Aligned Quadrature Phase Clock Generator in 1.2 V, 65 nm CMOS
Kammari R.; Tuckely S.R.; Pasupureddi V.S.
2024
A 1.2 V Double-Tail StrongARM Latch Comparator with 51 fJ/comparison and 380 ?V Input Noise in 65 nm CMOS Technology
Maram S.R.; Boyapati S.; Pasupureddi V.S.
2024
A 15-Gb/s, 0.036 pJ/bit, Half-Rate, Low Power PRBS Generator in 1.2 V, 65 nm CMOS
Ravibabu P.; Govindaswamy P.K.; Pasupureddi V.S.
2014
150 km long distributed temperature sensor using phase modulated probe wave and optimization technique
Pradhan H.S.
;
Sahu P.K.
2021
A 2 7 -1, 20-Gb/s, Low-Power, Charge-Steering Half-Rate PRBS Generator in 1.2�V, 65�nm CMOS
Govindaswamy P.K.; Pasupureddi V.S.R.
2023
A 26 Gb/s Echo-Cancellation Based Simultaneous Bidirectional Transceiver in 65 nm CMOS
Surya V.K.; Prusty S.K.; Wary N.
2024
A 27-1, 20-Gb/s, 0.1-pJ/b Pseudo Random Bit Sequence Generator Using Incomplete Settling in 1.2V, 65 nm CMOS
Govindaswamy P.K.; Khatun M.; Pasupureddi V.S.
2021
A 2D model for prediction of nanoparticle distribution and microstructure evolution during solidification of metal matrix nanocomposites
Jegatheesan M.; Bhattacharya A.
2023
3-D Deployment and Trajectory Planning for Relay Based UAV Assisted Cooperative Communication for Emergency Scenarios Using Dijkstra's Algorithm
Prasad N.L.; Ramkumar B.
2021
3.51 Ga old felsic volcanic rocks and carbonaceous cherts from the Gorumahisani Greenstone Belt � Insights into the Palaeoarchaean record of the Singhbhum Craton, India
Jodder J.; Hofmann A.; Ueckermann H.
2024
3.6-pJ/Spike, 30-Hz Silicon Neuron Circuit in 0.5-V, 65-nm CMOS for Spiking Neural Networks
Vuppunuthala S.; Pasupureddi V.S.
2017
3D cuboidal vanadium diselenide embedded reduced graphene oxide hybrid structures with enhanced supercapacitor properties
MarriThese Authors Contributed Equally. S.R.
;
Ratha S.
;
Rout C.S.
;
Behera J.N.
2024
3D FE adhesion failure analyses of adhesive bonded single lap joint made with functionally modulus graded curved adherends
Parida S.K.; Murmu A.M.; Hari V.; Ayar V.S.; Das R.
2013
3D FE delamination induced damage analyses of adhesive bonded lap shear joints made with curved laminated FRP composite panels
Pradhan A.K.
;
Parida S.K.
2019
3D Modeling of Long-Term Dynamic Behavior of Monopile-Supported Offshore Wind Turbine in Clay
Bisoi S.
;
Haldar S.
2023
3D Numerical Analysis of Screw Pile Subjected to Axial Compressive and Lateral Load
Pavan Kumar P.V.; Patra S.; Haldar S.; Brown M.J.; Knappett J.A.; Sharif Y.U.