IDR @ IIT Bhubaneswar

Browsing by Subject "Cache controller"

Browsing by Subject "Cache controller"

Sort by: Order: Results:

  • Sahoo D.; Sha S.; Satpathy M.; Mutyam M.; Ramesh S.; Roop P. (2018)
    Die-stacking technology enables the use of a high density DRAM as a cache. Major processor vendors have recently started using these stacked DRAM modules as the last level cache of their products. These stacked DRAM modules ...